Design of External Inductor for Improving Performance of Voltage Controlled Dstatcom

D.Ramesh, G.Vishnu Vardhan Reddy, D. Naresh
Associate Professor, Dept of EEE, Nova College of Engineering and Technology, Hayathnagar, Rangareddy, TS, India
Pg scholar, Dept of EEE (PE), Nova College of Engineering and Technology, Hayathnagar, Rangareddy, TS, India
Assistant Professor, Dept of EE, Nova College of Engineering and Technology, Hayathnagar, Rangareddy, TS, India

ABSTRACT

In this Project, a new DSTATCOM topology with reduced dc link voltage is proposed. The distribution static compensator (DSTATCOM) is used for load compensation in power distribution network. In the presence of feeder impedance, the inverter switching distorts both the PCC voltage and the source currents. A new DSTATCOM topology with reduced dc link voltage is proposed. The topology consists of two capacitors: one is in series with the interfacing inductor of the active filter and the other is in shunt with the active filter. The series capacitor enables reduction in dc-link voltage while simultaneously compensating the reactive power required by the load, so as to maintain unity power factor without compromising DSTATCOM performance. The shunt capacitor, along with the state feedback control algorithm, maintains the terminal voltage to the desired value in the presence of feeder impedance with the reduction in dc-link voltage, the average switching frequency of the insulated gate bipolar transistor switches of the DSTATCOM is also reduced. Consequently, the switching losses in the inverter are reduced. Detailed design aspects of the series and shunt capacitors are discussed in this paper. A simulation study of the proposed topology has been carried out using MATLAB/SIMULINK. Finally a fuzzy logic controller is applied for further reduction of harmonics on source side.

KEYWORDS: DSTATCOM, Power quality, Active filter, Voltage control

I. INTRODUCTION

An increasing demand for high quality, reliable electrical power and increasing number of distorting loads may leads to an increased awareness of power quality both by customers and utilities. The most common power quality problems today are voltage sags, harmonic distortion and low power factor. Voltage sags is a short time (10 ms to 1 minute) event during which a reduction in r.m.s voltage magnitude occurs. It is often set only by two parameters, depth/magnitude and duration. The voltage sags magnitude is ranged from 10% to 90% of nominal voltage and with duration from half a cycle to 1 minimum.

Voltage sags is caused by a fault in the utility system, a fault within the customer’s facility or a large increase of the load current, like starting a motor or transformer energizing. Voltage sags are one of the most occurring power quality problems. For an industry voltage sags occur more often and cause severe problems and economical losses. Utilities often focus on disturbances from end-user equipment as the main power quality problems.

Harmonic currents in distribution system can cause harmonic distortion, low power factor and additional losses as well as heating in the electrical equipment. It also can cause vibration and noise in machines and malfunction of the sensitive equipment.

The development of power electronics devices such as Flexible AC Transmission System (FACTS) and customs power devices have introduced and emerging branch of technology providing the power system with versatile new
control capabilities. There are different ways to enhance power quality problems in transmission and distribution systems. Among these, the D-STATCOM is one of the most effective devices.

II. SCHEME OF DSTATCOM

A D-STATCOM (Distribution Static Compensator), which is schematically depicted in Figure, consists of a two-level Voltage Source Converter (VSC), a dc energy storage device, a coupling transformer connected in shunt to the distribution network through a coupling transformer. The VSC converts the dc voltage across the storage device into a set of three-phase ac output voltages. These voltages are in phase and coupled with the ac system through the reactance of the coupling transformer. Suitable adjustment of the phase and magnitude of the D-STATCOM output voltages allows effective control of active and reactive power exchanges between the D-STATCOM and the ac system. Such configuration allows the device to absorb or generate controllable active and reactive power.

The VSC connected in shunt with the ac system provides a multifunctional topology which can be used for up to three quite distinct purposes:

1. Voltage regulation and compensation of reactive power;
2. Correction of power factor; and
3. Elimination of current harmonics.

Here, such device is employed to provide continuous voltage regulation using an indirectly controlled converter.

Fig 1. Block diagram of D-STATCOM

The shunt injected current $I_{sh}$ corrects the voltage sag by adjusting the voltage drop across the system impedance $Z_{th}$. The value of $I_{sh}$ can be controlled by adjusting the output voltage of the converter.

III. DSTATCOM IN THE POWER DISTRIBUTION SYSTEM

Fig. 2. Three-phase equivalent circuit of DSTATCOM topology in the distribution system.

Fig.4.1 shows the power circuit diagram of the DSTATCOM topology connected in the distribution system. $L_s$ and $R_s$ are source inductance and resistance, respectively. An external inductance $L_{ext}$ is included in series between load and source points. This inductor helps DSTATCOM to achieve load voltage regulation capability even in worst grid conditions, i.e., resistive or stiff grid. From IEEE-519 standard, point of common coupling (PCC) should be the point which is accessible to both the utility and the customer for direct measurement. Therefore, the PCC is the point where $L_{ext}$ is connected to the
source. The DSTATCOM is connected at the point where load and \( L_{\text{ext}} \) are connected. The DSTATCOM uses a three-phase four-wire VSI. A passive \( LC \) filter is connected in each phase to filter out high-frequency switching components. Voltages across dc capacitors, \( V_{\text{dc1}} \) and \( V_{\text{dc2}} \), are maintained at a reference value of \( V_{\text{dc ref}} \).

**IV. EFFECT OF FEEDER IMPEDANCE ON VOLTAGE REGULATION**

To demonstrate the effect of feeder impedance on voltage regulation performance, an equivalent source-load model without considering external inductor is shown in Fig.4.2. The current in the circuit is given as

\[
I_s = \frac{V_s - V_l}{Z_s}
\]

where \( V_s = V_s \angle \delta \), \( V_l = V_l \angle 0 \), \( I_s = I_s \angle \varphi \), and \( Z_s = Z_s \angle \theta_s \), with \( V_s \), \( V_l \), \( I_s \), \( Z_s \), \( \delta \), \( \varphi \), and \( \theta_s \) are rms source voltage, rms load voltage, rms source current, feeder impedance, load angle, power factor angle, and feeder impedance angle, respectively. The three-phase average load power (\( P_l \)) is expressed as

\[
P_l = \operatorname{Real}[3 V_l I_s^*].
\]

Substituting \( V_l \) and \( I_s \) into (2), the load active power is

\[
P_l = \frac{3 V_l^2}{Z_s} \left[ \frac{V_l}{V_s} \cos(\theta_s - \delta) - \cos \theta_s \right]
\]

Rearranging (3), expression for \( \delta \) is computed as follows:

\[
\delta = \theta_s - \cos^{-1}\left[ \frac{V_l}{V_s} \left( \cos \theta_s + \frac{P_l Z_s}{3 V_l^2} \right) \right]
\]

For power transfer from source to load with stable operation in an inductive feeder, \( \delta \) must be positive and less than 90\(^\circ\). Also, all the terms of the second part of (4), i.e., inside \( \cos^{-1} \), are amplitude and will always be positive. Therefore, the value of the second part will be between “0” and “\( \pi/2 \)” for the entire operation of the load. Consequently, the load angle will lie between \( \theta_s \) and \( (\theta_s - \pi/2) \) under any load operation, and therefore, maximum possible load angle is \( \theta_s \).

![Fig.3. Equivalent source-load model without considering external inductor.](image-url)
Fig. 4. Voltage regulation performance curve of DSTATCOM at different Rs/Xs. (a) For Rs/Xs = 1. (b) For Rs/Xs = \sqrt{3}. (c) For Rs/Xs = 3.73

Fig. 4(a) shows the limiting case when Rs/Xs = 1, i.e., \(\theta_s = 45^\circ\). From (4), the maximum possible load angle is 45\(^\circ\). The maximum value of angle, \(\theta_s + \phi\), can be 135\(^\circ\) when \(\phi\) is 90\(^\circ\). Hence, the limiting source current phasor \(OE\), which is denoted by \(I_{slimit}\), will lead the load voltage by 90\(^\circ\). Lines \(OC\) and \(AB\) show the limiting vectors of \(V_s\) and \(IsZs\), respectively, with \(D\) as the intersection point. Hence, area under \(ACDA\) shows the operating region of DSTATCOM for voltage regulation. The point \(D\) has a limiting value of \(V_{slimit} = IsZs = 0.706\) p.u. Therefore, maximum possible voltage regulation is 29.4\%. However, it is impossible to achieve these two limits simultaneously as \(\delta\) and \(\phi\) cannot be maximum at the same time. Again if \(Zs\) is low, the source current, which will be almost inductive, will be enough to be realized by the DSTATCOM.

Fig. 4(b) considers case when Rs/Xs = \sqrt{3}, i.e., \(\theta_s = 30^\circ\). The area under \(ACDA\) shrinks, which shows that with the increase in Rs/Xs from the limiting value, the voltage regulation capability decreases. In this case, the limiting values of \(V_{slimit}\) and \(IsZs\) are found to be 0.866 and 0.5 p.u., respectively. Here, maximum possible voltage regulation is 13.4\%. However, due to high-current requirement, a practical DSTATCOM can provide very small voltage regulation. Voltage regulation performance curves for more resistive grid, i.e., \(\theta_s = 15^\circ\), as shown in Fig. 4(c), can be drawn similarly. Here, area under \(ACDA\) is negligible. For this case, hardly any voltage regulation is possible.

V. DESIGN EXAMPLE OF EXTERNAL INDUCTOR

Here, it is assumed that the considered DSTATCOM protects load from a voltage sag of 60\%. Hence, source voltage \(V_s = 0.6\) p.u. is considered as worst case voltage disturbances. During voltage disturbances, the loads should remain operational while improving the DSTATCOM capability to mitigate the sag. Therefore, the load voltage during voltage sag is maintained at 0.9 p.u., which is sufficient for satisfactory operation of the load. In the present case, maximum required value of \(I_{lim}\) is 10 A. With the system parameters given in Table I, the effective reactance after solving is found to be 2.2 \(\Omega\) (\(L_{sef} = 7\) mH). Hence, value of external inductance, \(L_{ext}\), will be 6.7 mH. This external inductor is selected while satisfying the constraints such as maximum load power demand, rating of DSTATCOM, and amount of sag to be mitigated. In this design example, for base voltage and base power rating of 400 V and 10 kVA, respectively, the value of external inductance is 0.13 p.u. Moreover, with a total inductance of 7 mH (external and actual grid inductance), the total impedance will be 0.137 p.u. The short-circuit capacity of the line will be 1/0.13 = 7.7 p.u., which is sufficient for the satisfactory operation of the system. Additionally, a designer always has flexibility to find suitable value of \(L_{ext}\) if the constraints are modified or circuit conditions are changed. Moreover, the conventional DSTATCOM operated for achieving voltage regulation uses large feeder inductances.
With the external inductance while neglecting its ESR, $Rs/\theta_{sef}$ will be 0.13, i.e., $\theta_{sef} = 83^\circ$. Voltage regulation performance curves of the DSTATCOM in this case are shown in Fig.5.

**VI. FLEXIBLE CONTROL STRATEGY**

This section presents a flexible control strategy to improve the performance of DSTATCOM in presence of the external inductor $L_{ext}$. First, a dynamic reference load voltage based on the coordinated control of the load fundamental current, PCC voltage, and voltage across the external inductor is computed. Then, a proportional-integral (PI) controller is used to control the load angle, which helps in regulating the dc bus voltage at a reference value. Finally, three-phase reference load voltages are generated. The block diagram of the control strategy is shown in Fig.6.

**VII. SIMULATION RESULTS**

**EXISTING RESULTS**

**Fig.7.** MATLAB/Simulink diagram of EXISTING SYSTEM

**Fig.8.** controller subsystem

**Fig.9.** Simulation results of normal operation Source voltage, Source current, Load voltage, Load current, filter current
II. EXTENSION RESULTS

CASE 1: UNDER SAG CONDITION

CASE 2: UNDER SWELL CONDITION
CONCLUSION

This paper has presented design, operation, and control of a DSTATCOM operating in voltage control mode (VCM). After providing a detailed exploration of voltage regulation capability of DSTATCOM under various feeder scenarios, a benchmark design procedure for selecting suitable value of external inductor is proposed. An algorithm is formulated for dynamic reference load voltage magnitude generation. The DSTATCOM has improved voltage regulation capability with a reduced current rating VSI, reduced losses in the VSI and feeder. Also, dynamic reference load voltage generation scheme allows DSTATCOM to set different constant reference voltage during voltage disturbances. Simulation results validate the effectiveness of the proposed solution. The external inductor is a very simple and cheap solution for improving the voltage regulation, however it remains connected throughout the operation and continuous voltage drop across it occurs. The future work includes operation of this fixed inductor as a controlled reactor so that its effect can be minimized by varying its inductance.

REFERENCES