A New Transformer-less Multi Level Inverter to Reduce Leakage Current Using Multi Carrier Modulation FED Induction Motor Applications

BAIRI VENKATESHWARLU  
Assistant Professor  
Department of EEE  
LOORDS Inst. of Engg. & Tech, JNTUH  
Email: bairiVENkatesh@gmail.com

V KARTHIK  
Assistant Professor  
Department of EEE  
LOORDS Inst. of Engg. & Tech, JNTUH  
Email: karthik@lords.ac.in

G LAKSHMI DEVI  
M Tech Scholar  
Department of EEE  
LOORDS Inst. of Engg. & Tech, JNTUH  
Email: gundladurthi.lakshmi@gmail.com

Abstract: The proposed modulation technique attains reduced common mode voltage with simplicity in implementation of the modulation technique. This work presents the comparison of various multicarearrier based Pulse Width Modulation (PWM) techniques for the chosen single phase CMLI (Cascaded Multi Level Inverter). Multilevel inverters are a source of high power, often used in industrial applications and can use either sine or modified sine waves. A multilevel inverter uses a series of semiconductor power converters (usually two to three) thus generating higher voltage. Reverse leakage current in a semiconductor device is the current from that semiconductor device when the device is reversing biased. In earlier method transformer is used for generating multilevel output and grid synchronization. Transformer increases the leakage current. Now transformer less method and sine modulation techniques are presented to reduce the leakage current. It has been illustrated that the proposed modulation technique has less leakage current as compared to the two and three-level inverters. The proposed concept can be implemented to PV based MLI to reduced leakage current fed IM drive using MATLAB/SIMULINK software.

Index Terms—Cascadeed H-bridge multilevel inverter, hybridmulticarrier pulse width modulation (H-MCPWM), leakage current reduction, transformer less photovoltaic (PV) system.

I. INTRODUCTION

The total power generation from the photovoltaic (PV) system is relatively small as compared to other common energy resources due to its high installation cost. Reducing the PV system cost and increasing its efficiency have attained greater research interest. One of the solutions to reduce the cost of the PV power system is to remove transformer required in the output of the PV inverter [1]. Most of the national electricity regulatory authority made it compulsory to use transformer above certain threshold power in the system because it ensures galvanic isolation. However, the use of transformer-less increases weight, size, and cost of the PV system and reduces the power conversion efficiency. This has motivated the research community to work in the transformer less PV system. The advancement of power electronics technology has made the use of transformer less PV inverter popular in kilo watt (kW) range by imposing standards such as DIN VDE 0126-1-1 [4]. However removal of the transformer introduces harmful leakage current to flow through the parasitic capacitance which exists between the PV module and the ground. This leakage current may increase the system losses, total harmonic distortion in the grid current, electromagnetic interferences, and safety concerns [6]. The factors used to limit magnitude of the common mode voltage include nature of the output pulse width of the inverter, number of commutation, and grounding of the PV system [10].

The commercial transformer less centralized PV inverter has been successfully connected in roof-top projects with ratings above 10 MW and it is recognized by IEEE 1547 and other standards. This encourages the possibility to use transformer-less inverter topology for high-power applications [13]. Next-generation PV inverter has reached higher power ratings with modularity, and redundant topologies will be adopted in the design for reliability of the inverter. Traditional two- and three-level inverters are unable to provide high efficiency and grid code requirements for higher power and voltage ratings; therefore, converter topologies for medium-voltage and megawatt-scale PV inverters are moving toward the multilevel structures. Among various multilevel inverters, cascaded H-bridge multi-level inverter has various advantages compared to other topologies [14]. This use of cascaded H-bridge multilevel inverter opens up the option to eliminate the transformer from the PV system. In general, following two well-established modulation techniques are available for the multilevel inverter topologies which provide constant common mode voltage: space vector modulation (SVM) and multicarearrier pulse width modulation (MCPWM). The SVM technique is more constructive from the view of switching timings. The switching sequence and
Modulation can be decided by the users, but it requires regress effort for implementation [15]. In, the author has demonstrated the use of SVM to reduce the leakage current in transformer-less PV inverter topology by placing zero active vectors at appropriate switching instants. However, selection of switching states is not easy for practical implementation.

The MCPWM technique eliminates the problem of common mode voltage applied in the neutral clamped multilevel inverter, which increases the computational burden due to more number of carrier signals In, the authors have reported the effect of common mode voltage using bipolar and unipolar modulation schemes on the neutral point clamped multilevel inverter and cascaded H-bridge multilevel inverter. As the level of cascaded H-bridge multilevel inverter increases, it is expected to get reduction in leakage current, and further studies are required to know the relation

Between the modulation strategy and the leakage current. The cascaded H-bridge multilevel inverter has the advantages of less leakage current as compared to the conventional single H-bridge inverter due to reduced value of dc-link voltage per bridge. The common multcarrier modulation techniques used in the transformer less cascaded H-bridge multilevel PV inverter topologies introduce common mode voltage.

This letter proposes a hybrid multcarrier pulse width modulation (H-MCPWM) technique to reduce leakage current in transformer less cascaded H-bridge multilevel inverter for PV systems. When the common mode voltage changes in a large step value, it induces high leakage current in the PV system through the parasitic capacitance between the PV module and the ground. The reduced voltage transition in the common mode voltage reduces the leakage current. It is easy to implement the proposed modulation technique without much complexity and require half the number of carriers as required in the conventional MCPWM techniques.

II. CASCaded Multilevel Inverter AND HYBRID MultiCarrier MODULation SCHEME FOR CONSTANT COMMON MODE VOLTAGE

Fig. 1 shows the PV-supported single-phase five-level cascaded H-bridge inverter topology, where two H-bridges are connected in cascade and provides a common output. The configuration of two cascaded H-bridges adds the output voltage of the upper and lower bridges to generate five-level stepped output voltage at the ac side, i.e., \( V_{PV} \), \( V_{PV}/2 \), 0, \( -V_{PV}/2 \), and \( -V_{PV} \). It is assumed that the grid does not contribute common mode voltage in the system [9]. The converter topology and modulation method have significant contribution in leakage current generation. Therefore, the transformer less cascaded multilevel inverter shown in Fig. 1 is connected to a simple resistive load for Evaluation of the proposed modulation technique. The leakage current is generated in the parasitic capacitance formed between the PV module and the ground, where common mode voltage is also induced at the same point as shown in Fig. 1. The common mode voltage of any electrical circuit is the mean value of voltage between the outputs and a common reference point.

The negative terminal of the dc bus, i.e., terminal \( N \) is called here as common reference point for upper H-bridge
inverter. Similarly, for lower H-bridge inverter, \( N \) is the common reference point. The parasitic capacitance formed for the lower H-bridge and upper H-bridge is assumed to be the same, because both the H-bridges are supplied from the similar rated PV modules \([11]\). The common mode voltage (CMV) and leakage current in the two H-bridges are also same; hence, the capacitive currents flow from point \( N \) to ground and \( N \) to ground is considered equal. The common mode voltage \( V_{cm} \) for the upper full-bridge (H-bridge) inverter is defined as follows \([3]\):

\[
V_{\alpha N} + V_{\beta N} = 2
\]  

(1)

where \( V_{\alpha N} \) and \( V_{\beta N} \) are the voltages between the midpoint of the upper H-bridge inverter legs to the negative terminal of the dc link, \( V_{a\_b\_} \) is the voltage between the mid points of the two legs of the lower H-bridge inverter, and let \( V_o \) is the output voltage across the load. The leakage current mainly depends upon the magnitude of the inverter common mode voltage. In order to derive the expression of the common mode voltage in the cascaded multilevel inverter, the following equations can be written from Fig. 1:

\[
V_{cm+} V_{\alpha N} - V_L - V_o = 0
\]  

(2)

\[
V_{cm+} V_{\beta N} + V_L - V_{a\_b\_} = 0.
\]  

(3)

The output voltage \( V_o \) has little effect on parasitic capacitance and hence it is neglected. It is assumed that the filter inductance \( L_{is} \) is considered the same in the two H-bridges for simplicity of the analysis and hence the voltage drop \( V_L \) due to the inductance \( L_s \) in the two H-bridges is also assumed equal \([3]\). The expression of the common mode voltage can be obtained in (4) by adding (2) and (3) as follows:

\[
2 V_{cm} + V_{\beta N} + V_{\alpha N} - V_{a\_b\_} = 0.
\]  

(4)

Using (4), the common mode voltage can be expressed as follows:

\[
V_{cm} = \frac{V_{a\_b\_} - V_{\alpha N} - V_{\beta N}}{2}.
\]  

(5)

Now considering convention that the leakage current will flow from PV module to ground or vice versa as per the standards IEEE 80 \([22]\), the sign of common mode voltage can be reversed as \( V_{cm} = -V_{cm} \) and abbreviated now onward as CMV in this paper. Equation (5) is useful for determining the common mode voltage in various intervals of the reference period.

To minimize the leakage current flow through the parasitic capacitance, the common mode voltage is required to be maintained minimum during the switching instances. The minimum step value of the common mode voltage is defined by \( V_{cm} / (n-1) \) in the MCPWM technique \([18]\). In phase disposition multilevel pulse width modulation (PD-MCPWM), the common mode voltage \( V_{cm} \) varies in the band range of \( \pm V_{cm} / 2 \). However, in this modulation method, total \((n-1)\) number of carrier signals are used, where \( n \) is the inverter level.

The proposed H-MCPWM is the modified version of the phase opposite disposition (POD) pulse width modulation technique, where the number of carriers required is half of that required in POD PWM and therefore computational burden is reduced. In this modulation method, the carrier signals used are in-phase with each other. The phase of all the carriers is shifted by 180° after each half-cycle. Table I shows the different switching instants and their corresponding magnitude of CMV. It has six switching instants, in which one instant has zero CMV, three instants have \( 2V_{cm}/3 \), and two instants have \( V_{cm}/3 \). There is no voltage transition in zero CMV. The CMV may take the values depending upon the inverter switch states selected since the voltage source inverter cannot provide pure sinusoidal voltages and has discrete output voltage levels synthesized from the output voltage of the PV \([10], [23]\). The voltage transition depends upon the direction of the current in the inverter; hence, the proposed H-MCPWM modulation technique ensures the reduced common mode voltage generation in the band limit of maximum \( \pm V_{cm} / 4 \). The switching pattern of the proposed H-MCPWM technique for five-level cascaded multilevel inverter is illustrated in Fig. 2. The operation of the proposed H-MCPWM is
divided into two modes of operation, i.e., mode-1 and mode-2, as explained next

A. Mode-1 (0 to T/2)

In this mode, all the carrier signals are in-phase with each other, the three-level voltages, i.e., 0, \(-V\), and \(+V\), are generated using following switching scheme:

1) When the reference signal \(V_{ref}\) is smaller than the carrier signals \(V_1\) and \(V_2\), then the switches \(S_1, S_4, S_3\), and \(S_2\) are turned ON and the complimentary switches, \(S_3, S_2, S_1\), and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = +V/2, V_{\beta} = 0\), and the output voltage is \(V_{\alpha, \beta} = +V/2\).

2) When the reference signal \(V_{ref}\) is greater than the carrier signal \(V_3\), and smaller than the carrier signal \(V_4\), then the switches \(S_4, S_2, S_3\), and \(S_1\) are turned ON and the complimentary switches \(S_1, S_3, S_2\), and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = 0, V_{\beta} = 0\), and the output voltage is \(V_{\alpha, \beta} = 0\).

3) When both the carrier signals, \(V_1\) and \(V_2\), are smaller than the reference signal \(V_{ref}\), then the switches, \(S_1, S_4, S_3\), and \(S_2\), are turned ON and the complimentary switches, \(S_3, S_2, S_1\), and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = 0, V_{\beta} = -V/2\), and the output voltage is \(V_{\alpha, \beta} = -V/2\).

In this mode, all the carrier signals are phase shifted by 180°, the three-level voltages, i.e., 0, \(+V/2\), and \(+V\), are generated using following switching scheme.

1) When the reference signal \(V_{ref}\) is smaller than the carrier signals \(V_1\) and \(V_2\), then the switches, \(S_1, S_4, S_3\), and \(S_2\), are turned ON and the complimentary switches, \(S_3, S_2, S_1,\) and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = 0, V_{\beta} = +V/2\), and the output voltage is \(V_{\alpha, \beta} = +V/2\). When the reference signal \(V_{ref}\) is greater than the carrier signal \(V_3\), then the switches, \(S_4, S_2, S_3\), and \(S_1\), are turned ON and the complimentary switches, \(S_1, S_3, S_2,\) and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = +V/2, V_{\beta} = 0\), and the output voltage is \(V_{\alpha, \beta} = 0\).

3) When both the carrier signals, \(V_1\) and \(V_2\), are smaller than the reference signal \(V_{ref}\), then the switches, \(S_1, S_4, S_3,\) and \(S_2\), are turned ON and the complimentary switches, \(S_3, S_2, S_1,\) and \(S_4\), are turned OFF. In this situation \(V_{\alpha} = 0, V_{\beta} = +V/2\), and the output voltage is \(V_{\alpha, \beta} = +V/2\).

The summary of the switching instants employed in two modes of operation is presented in Table I. It is clearly visible from the previous discussion that the proposed H-MCPWM technique is able to generate five-level inverter output voltage and attain reduced common mode voltage in the band of \(\pm V/4\), which is superior to the conventional MCPWM technique.

### III. INDUCTION MOTOR

The induction motor speed variation can be easily achieved for a short range by either stator voltage control or rotor resistance control. But both of these schemes result in very low efficiencies at lower speeds. The most
efficient scheme for speed control of induction motor is by varying supply frequency. This not only results in scheme with wide speed range but also improves the starting performance. Synchronous speed of Induction Motor is directly proportional to the supply frequency. Hence, by changing the frequency, the synchronous speed and the motor speed can be controlled below and above the normal full load speed. If the machine is operating at speed below base speed, then v/f ratio is to be kept constant so that flux remains constant. This retains the torque capability of the machine at the same value. But at lower frequencies, the torque capability decrease and this drop in torque has to be compensated for increasing the applied voltage. Any reduction in the supply frequency without a change in the terminal voltage causes an increase in the air gap flux. Induction motors are designed to operate at the knee point of the magnetization characteristic to make full use of the magnetic material. Therefore the increase in flux will saturate the motor. This will increase the magnetizing current, distort the line current and voltage, increase the core loss and the stator copper loss, and produce a high pitch acoustic noise. While any increase in flux beyond rated value is undesirable from the consideration of saturation effects, a decrease in flux is also avoided to retain the torque capability of the motor. Therefore, the variable frequency control below the rated frequency is generally carried out by reducing the machine phase voltage, V, along with the frequency in such a manner that the flux is maintained constant. Above the rated frequency, the motor is operated at a constant voltage because of the limitation imposed by stator insulation or by supply voltage limitations.

**IV MATLAB/SIMULATION RESULTS**
**V CONCLUSION**

In this project proposes H-MCPWM technique employed in transformer less cascaded multilevel inverter for the PV systems. The proposed modulation technique attains reduced common mode voltage with simplicity in implementation of the modulation technique. It has been illustrated that the proposed modulation technique has less leakage current as compared to the two-and three-level inverters. It is also observed that the proposed H-MCPWM offers less total harmonic distortion as compared to the conventional modulation methods. It uses only two carrier signals to generate the five-level inverter output which otherwise is four in other multicarrier modulation techniques, and to reduced ripple carrier current and also to study the Induction motor characteristics.
REFERENCES


