Dual voltage source inverter (DVSI) scheme to enhance the power quality and reliability of the microgrid system

K. Savithri & P. Sandeep Kumar

1 M.Tech student, Dept of EEE, INTELL Engineering College, JNTUA, AP, India.
2 Assistant Professor, Dept. of EEE, INTELL Engineering college, JNTUA, AP, India.

ABSTRACT: The thesis focuses on a Dual-commutated voltage source Inverter (DVSI) connected to a grid in a wind energy application. The proposed scheme is involved two inverters, which empowers the micro grid to trade power created by the distributed energy resources (DERs) furthermore to compensate the nearby unbalanced and nonlinear burden. The control calculations are produced taking into account instantaneous symmetrical component theory (ISCT) to work DVSI in grid sharing and grid infusing modes. The proposed plan has expanded unwavering quality, lower data transfer capacity necessity of the primary inverter, lower taken a toll because of diminishment in channel size, and better use of micro grid power while utilizing lessened dc-link voltage rating for the fundamental inverter.

1. INTRODUCTION

The renewable energy sources are integrated to the network with Distributed Generation(DG). These DG units with co-ordinate control of local generation and storage facilities form a microgrid. In microgrid, power from various renewable sources are interfaced with grid and loads using power electronic converters. A microgrid inverter is used to exchange the power from microgrid to the grid and connected load. This microgrid inverter can be operated in grid sharing mode for supplying a part of local load, and in grid injecting mode for injecting power to main grid. In general the unbalanced load causes low voltage on one leg, power delivery problems and resistance breakdown problems inside the motor or system. If there is a considerable amount of feeder impedance in the distribution systems, the propagation of the harmonic currents distorts the voltage at the point of common coupling (PCC). Industry automation has reached to a very high level of comfortable, plants like auto mobiles manufacturing units, chemical factories, and semiconductor industries required accurate power. The microgrid inverter is used for active power injection as well as for load compensation; the inverter capacity that can be used for fulfilling the second task is decided by the available instantaneous microgrid real power. Consider an example of a grid-connected PV inverter, the available capacity of the inverter to supply the reactive power becomes less during the maximum solar insolation periods. At the same instant, the reactive power to regulate the PCC voltage is very much needed during this period. It indicates that providing multi functionalities in a single inverter degrades either the real power injection or the load compensation capabilities. This paper describes a dual voltage source inverter (DVSI) scheme, in which the power generated by the microgrid is injected as real power by the main voltage source inverter (MVSI) and the reactive, harmonic, and unbalanced load compensation is performed by auxiliary voltage source inverter (AVSI). This has an advantage that the rated capacity of MVSI can always be used to inject real power to the grid, if sufficient renewable power is available at the dc link. In the DVSI scheme, as total load power is supplied by two inverters, power losses across the semiconductor switches of each inverter are reduced. This increases its reliability as compared to a single inverter with multifunctional capabilities. Also, smaller size modular inverters can operate at high switching frequencies with a reduced size of interfacing inductor, the filter cost gets reduced. The inverters in the proposed scheme use two separate dc links. Since the auxiliary inverter is supplying zero sequence of load current, a three-phase three-leg inverter topology with a single dc storage capacitor can be used for the main inverter. This in turn reduces the dc-link voltage requirement of the main inverter. Thus, the use of two separate inverters in the proposed DVSI scheme provides increased reliability, better utilization of microgrid power, reduced dc grid voltage rating, less bandwidth requirement of the main inverter, and reduced filter size. Control algorithms are developed by instantaneous symmetrical component theory.
(ISCT) to operate DVSI in grid-connected mode, while considering grid voltage. The extraction of fundamental positive sequence of PCC voltage is done by dq0 transformation.

II. DUAL VOLTAGE SOURCE INVERTER

A. System Topology

This paper exhibits a double voltage source inverter (DVSI) plan, in which the power produced by the micro grid is infused as genuine Power by the fundamental voltage source inverter (MVSI) and the reactive, harmonic, and unbalanced load pay is performed by helper voltage source inverter (AVSI). This has favorable position that the evaluated limit of MVSI can simply be utilized to infuse genuine energy to the system, if adequate renewable Power is accessible at the dc link. In the DVSI plan, as total load power is supplied by two inverters, power losses over the semiconductor switches of every inverter are lessened. This expands its unwavering quality when contrasted with a solitary inverter with multifunctional abilities. Additionally, littler size secluded inverters can work at high exchanging frequencies with a decreased size of interfacing inductor, the channel cost gets decreased. In addition, as the principle inverter is supplying real power, the inverter needs to track the basic positive arrangement of current. This decreases the data transfer capacity necessity of the principle inverter. The inverters in the proposed plan use two separate dc links. Since the helper inverter is supplying zero succession of load current, a three-stage three-leg inverter topology with a solitary dc stockpiling capacitor can be utilized for the fundamental inverter. This thusly diminishes the dc-join voltage prerequisite of the fundamental inverter.

Thusly, the powers produced from these sources utilize a power conditioning stage before it is associated to the contribution of MVSI. In this study, DER is being spoken to as a dc source. An inductor channel is utilized to take out the high-frequency switching parts created due to the switching of power electronic switches in the inverters. The system considered in this study is accepted to have some measure of feeder resistance Rg and inductance Lg. Due to the nearness of this feeder impedance, PCC voltage is influenced with sounds.

Fig. 1. Topology of proposed DVSI scheme.

Strategy for the reference current generation of two inverters in DVSI scheme.

B. Design of DVSI Parameters

1) AVSI: The vital parameters of AVSI like dc connection voltage (Vdc), dc storage capacitors (C1 and C2), interfacing inductance (Lfx), and hysteresis band (±hx) are chosen based on the outline technique for split capacitor DSTATCOM topology. The dc-link voltage over every capacitor is taken as 1.6 times the top of stage voltage. The total dc-link voltage Reference (Vdcref) is observed to be 1040 V. Estimations of dc capacitors of AVSI are picked taking into account the change in dc-link voltage during transients. Let complete load rating is S kVA. In the most pessimistic scenario, the load power may shift from least to most extreme, i.e., from 0 to S kVA. AVSI needs to trade real power during transient to keep up the load power request. This transfer of real power during the transient will bring about deviation of capacitor voltage from its reference value. Accept that the voltage controller takes n cycles, i.e., nT seconds to act, where T is the system day and age. Consequently, most extreme energy trade by AVSI during transient will be nST. This energy will be equivalent to change in the capacitor put away energy. Accordingly

\[
\frac{1}{2} C_1 (V_{dcref}^2 - V_{dc1}^2) = nST \tag{1}
\]

Where Vdcref and Vdc1 are the reference dc voltage and maximum permissible dc voltage across C1 during transient, respectively. Here, S =5 kVA, Vdcref = 520 V, Vdc1 = 0.8 Vdcref or 1.2 Vdcref, n = 1, and T = 0.02 s. Substituting these values in (1), the dc link capacitance (C1) is calculated to be 2000 μF. Same value of capacitance is selected for C2. The interfacing inductance is given by

\[
L_{fx} = \frac{1.6V_m}{4 \pm x f_{max}}. \tag{2}
\]
C. Advantages of the DVSI Scheme
The different preferences of the proposed DVSI plan over a single inverter plan with multifunctional capacities are examined here as follows:
1) **Increased Reliability**: DVSI plan has expanded reliability because of the decrease in disappointment rate of segments and the decrease in system down time cost. In this plan, the all out load current is shared amongst AVSI and MVSI and henceforth diminishes the disappointment rate of inverter switches. In addition, in the event that one inverter comes up short, the other can proceed with its operation. This decreases the lost energy and subsequently the down time cost. The lessening in system down time cost enhances the unwavering quality.
2) **Reduction in Filter Size**: In DVSI plan, the current supplied by every inverter is decreased and thus the present rating of individual channel inductor decreases. This decrease in current rating decreases the channel size. Additionally, in this plan, hysteresis current control is utilized to track the inverter reference currents. As given in (2), the channel inductance is chosen by the inverter switching frequency. Since the lower current evaluated semiconductor device can be exchanged at higher switching frequency, the inductance of the channel can be brought down. This decrease in inductance further diminishes the channel size.
3) **Improved Flexibility**: Both the inverters are nourished from separate dc links which permit them to work freely, consequently expanding the adaptability of the system. Case in point, if the dc connection of the principle inverter is detached from the system, the load pay ability of the assistant inverter can in any case be used.
4) **Better Utilization of Micro grid Power**: DVSI plan uses full limit of MVSI to exchange the whole power produced by DG units as real power to ac bus, as there is AVSI for symphonious and responsive Power remuneration. This builds the active power infusion ability of DGs in micro grid.
5) **Reduced DC-Link Voltage Rating**: Since, MVSI is most certainly not conveying zero succession load current parts; a solitary capacitor three-leg VSI topology can be utilized. In this way, the dc link voltage rating of MVSI is decreased around by 38%, when contrasted with a single inverter system with split capacitor VSI topology.

III. CONTROL STRATEGY FOR DVSI SCHEME
A. Fundamental Voltage Extraction
The control calculation for reference current generation using ISCT requires adjusted sinusoidal PCC voltages. As a result of the nearness of feeder impedance, PCC voltages are misshaped. In this manner, the key positive grouping segments of the PCC voltages are separated for the reference current generation. To change over the mutilated PCC voltages to balanced

\[ V_{\text{dq0}} = [V_{\alpha}, V_{\beta}] \]

![Schematic diagram of PLL.](image)

Sinusoidal voltages, dq0 transformation are used. The PCC voltages in natural reference frame (vta, vtb, and vtc) are first transformed into dq0 reference frame as given by

\[ \begin{bmatrix} v_{td} \\ v_{tq} \\ v_{t0} \end{bmatrix} = C \begin{bmatrix} v_{ta} \\ v_{tb} \\ v_{tc} \end{bmatrix} \]

Where

\[ C = \begin{bmatrix} \frac{2}{3} \sin \theta & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\ \frac{1}{\sqrt{3}} & -\frac{1}{2} & \frac{1}{2} \sin \theta & \frac{1}{\sqrt{3}} \end{bmatrix} \]

So as to get \( \theta \), an altered synchronous reference outline (SRF) phase locked loop (PLL) is utilized. The schematic outline of this PLL is appeared in Fig. 2. It for the most part comprises of a proportional integral (PI) controller and an integrator. In this PLL, the SRF terminal voltage in q-pivot (vtq) is contrasted and 0 V and the mistake voltage in this way got is given to the PI controller. The recurrence deviation \( \Delta \omega \) is then added to the reference recurrence \( \omega_0 \) lastly given to the integrator to get \( \theta \). It can be demonstrated that, when, \( \theta = \omega_0 t \) and by utilizing the Park's change system(C), q-pivot voltage in dq0 outline gets to be zero and thus the PLL will be bolted to the reference frequency (\( \omega_0 \)). As PCC voltages are mutilated, the changed voltages in dq0 outline (vtd and vtq) contain normal and wavering segments of voltages. These can be spoken to as

\[ v_{td} = \bar{v}_{td} + \tilde{v}_{td}, \quad v_{tq} = \bar{v}_{tq} + \tilde{v}_{tq} \]
Where vtd and vtq speak to the normal segments of vtd and vtq, separately. The terms \( \bar{v}_{td} \) and \( \bar{v}_{tq} \) show the swaying segments of vtd and vtq, separately. Presently the principal positive sequence of PCC voltages in normal reference frame can be acquired with the assistance of opposite dq0 change as given by

\[
\begin{bmatrix}
  v_{ta1}^+ \\
v_{tb1}^+ \\
v_{tc1}^+
\end{bmatrix} = C^T \begin{bmatrix}
  v_{td} \\
v_{tq}
\end{bmatrix}.
\]  

(5)

These voltages \( v^+ ta1 \), \( v^+ tb1 \), and \( v^+ tc1 \) are utilized as a part of the reference current generation calculations, in order to draw adjusted sinusoidal currents from the grid.

B. Instantaneous Symmetrical Component Theory

ISCT was produced basically for unbalanced and nonlinear load pay by active power filters. The system topology appeared in Fig. 3 is utilized for understanding the reference current for the compensator. The ISCT for load compensation is inferred in light of the accompanying three conditions.

\[
i_{sa}^* + i_{sb}^* + i_{sc}^* = i_{sa} + i_{sb} + i_{sc} = 0.
\]

(6)

1) The source neutral current must be zero. Therefore

2) The phase angle between the fundamental positive sequence voltage \( v^+ ta1 \) and source current \( (i_{sa}) \) is \( \phi \)

\[
\angle v_{ta1}^+ = \angle i_{sa} + \phi.
\]

(7)

3) The average real power of the load \( (P_l) \) should be supplied by the source

\[
v_{ta1}^+ i_{sa}^* + v_{tb1}^+ i_{sb} + v_{tc1}^+ i_{sc} = P_l.
\]

(8)

Solving the above three equations, the reference source currents can be obtained as

\[
\begin{align*}
  i_{sa}^* &= \frac{v_{ta1}^+ + \beta (v_{tb1}^+ - v_{tc1}^+)}{\sum_{j=a,b,c} (v_{tj}^+)^2} P_l \\
  i_{sb}^* &= \frac{v_{tb1}^+ + \beta (v_{tc1}^+ - v_{ta1}^+)}{\sum_{j=a,b,c} (v_{tj}^+)^2} P_l \\
  i_{sc}^* &= \frac{v_{tc1}^+ + \beta (v_{ta1}^+ - v_{tb1}^+)}{\sum_{j=a,b,c} (v_{tj}^+)^2} P_l
\end{align*}
\]

(9)

Where \( \beta = \frac{\tan \phi}{\sqrt{3}} \) the term \( \phi \) is the desired phase angle between the fundamental positive sequence of PCC voltage and source current. To achieve unity power factor for source current, substitute \( \beta = 0 \) in (9). Thus, the reference source currents for three phases are given by

\[
i_{sa}^* = \frac{v_{ta1}^+}{\sum_{i=a,b,c} (v_{ti}^+)^2} P_l
\]

(10)

Where \( i^* sa, i^* sb, \) and \( i^* sc \) are principal positive succession of load streams drawn from the source, when it is supplying a normal load power \( P_l \). The Power \( P_l \) can be processed utilizing a moving normal channel with a window of one-cycle information focuses as given below

\[
P_l = \frac{1}{T} \int_{t1}^{t1+T} (v_{ta1}^+ i_{sa} + v_{tb1}^+ i_{sb} + v_{tc1}^+ i_{sc}) dt
\]

(11)

Where \( t1 \) is any arbitrary time instant. Finally, the reference currents for the compensator can be generated as follows:

\[
i_{f (abc)}^* = i_{l (abc)} - i_{s (abc)}^*.
\]

Equation (12) can be utilized to produce the reference channel currents utilizing ISCT, when the whole load active power, \( P_l \) is supplied by the source and load pay is performed by a solitary inverter. A change in the control calculation is required, when it is utilized for DVSI plan. The accompanying area talks about the detailing of control calculation for DVSI plan.

C. Control Strategy of DVSI

Control system of DVSI is produced in a manner that grid and MVSI together share the active load power, and AVSI supplies rest of the power segments requested by the load.

1) Reference Current Generation for Auxiliary Inverter: The dc-link voltage of the AVSI ought to be looked after steady for appropriate operation of the helper inverter. DC-
link voltage variety happens in helper inverter because of its switching and ohmic losses. These losses termed as Ploss ought to likewise be supplied by the lattice. An expression for Ploss is inferred on the condition that normal dc capacitor current is zero to keep up a steady capacitor voltage. The deviation of normal capacitor current from zero will reflect as an adjustment in capacitor voltage from a steady state value. A PI controller is utilized to produce Ploss term as given by

$$P_{\text{loss}} = K_{PV} (e_{\text{vdc}} + K_{IV} \int e_{\text{vdc}} dt) \tag{13}$$

Where evdc = Vdcref − vdc, vdc speaks to the genuine voltage detected and upgraded once in a cycle. In the above condition, KPv furthermore, KIV speak to the relative and vital increases of dc-connection PI controller, separately. The Ploss expression hence got ought to be supplied by the lattice, and hence AVSI reference currents can be gotten as given in (14). Here, the dc-link voltage PI controller additions are chosen in order to guarantee soundness and better dynamic reaction during load change.

$$i_{\mu g a} = i_{la} - \left( \frac{v_{ta1}}{\sum_{j=a,b,c} u_{kj}} \right) (P_l + P_{\text{loss}})$$
$$i_{\mu g b} = i_{lb} - \left( \frac{v_{tb1}}{\sum_{j=a,b,c} u_{kj}} \right) (P_l + P_{\text{loss}}) \tag{14}$$
$$i_{\mu g c} = i_{lc} - \left( \frac{v_{tc1}}{\sum_{j=a,b,c} u_{kj}} \right) (P_l + P_{\text{loss}}).$$

2) Reference Current Generation for Main Inverter:
The MVSI supplies adjusted sinusoidal currents in view of the available renewable power at DER. On the off chance that MVSI misfortunes are dismissed, the Power infused to framework will be equivalent to that accessible at DER (Pμg).
The accompanying condition, which is gotten from ISCT can be utilized to produce MVSI reference currents for three phases (a, b, and c)

$$i_{\mu g m(a,b,c)} = \left( \frac{v_{t[a,b,c]}^{+1}}{\sum_{j=a,b,c} u_{kj}} \right) P_{\mu g} \tag{15}$$

Where Pμg is the accessible power at the dc connection of MVSI. The reference currents acquired from (14) to (15) are followed by utilizing hysteresis band current controller (HBCC). HBCC plans depend on an input loop, generally with a two-level Comparator.

![Fig. 4. Schematic diagram showing the control strategy of proposed DVSI scheme.](image-url)

This controller has the advantage of peak current constraining limit, good dynamic response, and straightforwardness in usage. A hysteresis controller is a high-increase corresponding controller. This controller includes certain phase lag in the operation in view of the hysteresis band and won't make the system temperamental. Likewise, the proposed DVSI plan utilizes a initially arrange inductor channel which retains the closed-loop system strength. The whole control procedure is schematically spoken to in Fig. 4. Applying Kirchhoff’s present law (KCL) at the PCC in Fig. 4

$$i_{\mu g j} = i_j - (i_{g j} + i_{gm j}), \text{ for } j = a, b, c \tag{16}$$

By using (14) and (16), an expression for reference grid current in phase-a (i* g a) can be obtained as

$$i_{ga}^{*} = \left( \frac{v_{ta1}^{+1}}{\sum_{j=a,b,c} u_{kj}} \right) [P_l + P_{\text{loss}}] - P_{\mu g}. \tag{17}$$

It can be watched that, if the amount (Pl + Ploss) is greater than Pμg, the term [(Pl + Ploss) − Pμg] will be a positive amount, what's more, i* ga will be in stage with v+ ta1. This operation can be called as the system supporting or lattice sharing mode, as the aggregate load power interest is shared between the principle inverter and the system. The term, Ploss is generally little contrasted with Pl. Then again, if (Pl + Ploss) is not exactly Pμg, then [(Pl + Ploss) − Pμg] will be a negative amount, and consequently i* ga will be in phase restriction with v+ ta1. This method of operation is called the network infusing mode, as the excess power is injected to grid.
Extension topic

Various modern applications have started to require higher power mechanical assembly as of late. Some medium voltage engine drives and utility applications require medium voltage and megawatt power level. For a medium voltage matrix, it is troublesome to associate one and only power semiconductor switch straightforwardly. Accordingly, a multilevel power converter structure has been presented as an option in high power and medium voltage circumstances. A multilevel converter accomplishes high power evaluations, as well as empowers the utilization of renewable energy sources. Renewable energy sources, for example, photovoltaic, wind, and energy components can be effortlessly interfaced to a multilevel converter system for a powerful application. The term multilevel started with the three-level converter. Consequently, a few multilevel converter topologies have been produced. Nonetheless, the rudimentary idea of a multilevel converter to accomplish higher Power is to utilize a progression of Power semiconductor switches with a few lower voltage dc sources to play out the Power change by incorporating a staircase voltage waveform. Capacitors, batteries, and renewable energy voltage sources can be utilized as the different dc voltage sources. The replacement of the Power switches total these different dc sources so as to accomplish high voltage at the yield; be that as it may, the appraised voltage of the Power semiconductor switches depends just upon the rating of the dc voltage sources to which they are associated.

A multilevel converter has a few points of interest over a customary two-level converter that utilizing high exchanging recurrence beat width regulation (PWM). The appealing elements of a multilevel converter can be quickly abridged as takes after.

- Staircase waveform quality: Multilevel converters not just can produce the yield voltages with low mutilation additionally can diminish the dv/dt stresses; thusly electromagnetic similarity (EMC) issues can be lessened.
- Common-mode (CM) voltage: Multilevel converters produce littler CM voltage; hence, the anxiety in the heading of an engine associated with a multilevel engine drive can be decreased. Besides, CM voltage can be killed by utilizing propelled tweak procedures, for example, that proposed.
- Input current: Multilevel converters can draw info current with low contortion.
- Switching recurrence: Multilevel converters can work at both essential exchanging recurrence and high exchanging recurrence PWM. It ought to be noticed that lower exchanging recurrence for the most part means lower exchanging misfortune and higher effectiveness.

Shockingly, multilevel converters do have a few impediments. One specific inconvenience is the more prominent number of power semiconductor switches required. In spite of the fact that lower voltage appraised switches can be used in a multilevel converter, every switch requires a related door drive circuit. Copious multilevel converter topologies have been proposed amid the most recent two decades. Contemporary examination has drawn in novel converter topologies and exceptional regulation plans. In addition, three diverse major multilevel converter structures have been accounted for in the writing: fell H-spans converter with partitioned dc sources, diode cinched (nonpartisan braced), and flying capacitors (capacitor clipped). In addition, plentiful balance strategies and control ideal models have been produced for multilevel converters, for example, sinusoidal heartbeat width regulation (SPWM), particular symphonious disposal (SHE-PWM), space vector tweak (SVM), and others. What's more, numerous multilevel converter applications concentrate on modern medium-voltage engine drives, utility interface for renewable energy systems, adaptable AC transmission system (FACTS), and footing drive systems.

III. SIMULATION RESULTS

Fig. 5. Without DVS1 scheme: (a) PCC voltages
Fig. 5. Without DVSI scheme: (b) fundamental positive sequence of PCC voltages.

Fig. 6. Active power sharing: (a) load active power;

Fig. 6. Active power sharing: (b) active power supplied by grid;

Fig. 6. Active power sharing: (c) active power supplied by MVSI;

Fig. 6. Active power sharing: (d) active power supplied by AVSI.

Fig. 7. Reactive power sharing: (a) load reactive power
Fig. 7. Reactive power sharing: (b) reactive power supplied by AVSI;

Fig. 7. Reactive power sharing: (c) reactive power supplied by MVSI.

Fig. 8. Simulated performance of DVSI scheme: (b) grid currents;

Fig. 8. Simulated performance of DVSI scheme: (c) MVSI currents;

Fig. 8. Simulated performance of DVSI scheme: (d) AVSI currents.

Fig. 8. Simulated performance of DVSI scheme: (a) load currents;
Fig. 9. Grid sharing and grid injecting modes of operation: (a) PCC voltage and grid current (phase-\(a\)).

Fig. 9. Grid sharing and grid injecting modes of operation: (b) PCC voltage and MVSI current (phase-\(a\)).

Fig. 10. (a) DC-link voltage of AVSI and (b) zoomed view of dc-link voltage dynamics during load change.

Fig 11 with PI controller proposed scheme THD = 2.81%

Fig 12 Extension with fuzzy control THD = 1.57%

From the above graphs it is shown that Total Harmonic Distortion is reduced with the fuzzy controller used in the enhancement.

IV. CONCLUSION

A DVSI plan is proposed for micro grid systems with upgraded power quality. Control calculations are produced to create reference streams for DVSI utilizing ISCT. The proposed plan has the ability to trade power from disseminated generators (DGs) furthermore to repay the nearby unequal also, nonlinear load. The execution of the proposed plan has been approved through recreation and test thinks about. When contrasted with a single inverter with multifunctional capacities, a DVSI has numerous favorable circumstances, for example, expanded unwavering quality, lower cost because of the decrease in channel size, and more usage of inverter ability to infuse real power from DGs to micro grid. In addition, the utilization of three-phase, three wire topology for the primary inverter lessens the dc-link voltage necessity. Therefore, a DVSI plan is a reasonable interfacing alternative for micro grid supplying sensitive loads.
REFERENCES


