A High-Speed Data Transmission of an Redundant Signed Digit -Based Ecc Processor

Shaik Farheen, S. V. Ravi Kumar


In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor primarily based on redundant signed digit illustration is proposed. The processor employs extensive pipelining techniques for Karatsuba–Ofman approach to obtain excessive throughput multiplication. Furthermore, an efficient modular adder without comparison and a high throughput modular divider, which results in a short data-path for maximized frequency, are implemented. The examination of speed and area overhead among various ECC plans legitimizes the cost-adequacy of the proposed ECC architecture with its design procedure. The Xilinx virtex 5 field programmable gate array has been utilized. The usefulness of the FPGA will be checked by utilizing chip scope pro analyzer. Further the processor is actualized in ASIC CMOS innovation.

Full Text:



  • There are currently no refbacks.

Copyright (c) 2019 Edupedia Publications Pvt Ltd

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.


EduPedia Publications Pvt Ltd, D-351, Prem Nagar-2, Suleman Nagar, Kirari, Nagloi, New Delhi PIN-Code 110086, India Through Phone Call us now: +919958037887 or +919557022047

All published Articles are Open Access at https://edupediapublications.org/journals/

Paper submission: editor@edupediapublications.com or edupediapublications@gmail.com

Editor-in-Chief       editor@edupediapublications.com

Mobile:                  +919557022047 & +919958037887

Websites   https://edupediapublications.org/journals/.

Journals Maintained and Hosted by

EduPedia Publications (P) Ltd in Association with Other Institutional Partners


Pen2Print and IJR are registered trademark of the Edupedia Publications Pvt Ltd.