Design of low power high -performance of 2-4 and 4-16 mixed logic line decoders

G Jhansi Rani, M Mahaboob Basha


This paper presents a Mixed logic design strategy for line decoders, consolidating transmission entryway logic, pass transistor double esteem logic and static CMOS. Two epic topologies are exhibited for the 2-4 decoder: a 14-transistor topology pointing on limiting transistor tally and power dispersal and a 15-transistor topology pointing on high power-defer execution. Both a typical and a modifying decoder are actualized for each situation, yielding an aggregate of four new designs. Besides, four new 4-16 decoders are designed, by utilizing blended logic 2-4 pre decoders joined with standard CMOS post-decoder. All proposed decoders have full swinging ability and decreased transistor check contrasted with their traditional CMOS partners. At long last, an assortment of relative recreations at the 65 nm demonstrates that the proposed circuits present a noteworthy enhancement in power and postponement, outflanking CMOS in all cases.

Full Text:



  • There are currently no refbacks.

Copyright (c) 2018 Edupedia Publications Pvt Ltd

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.


EduPedia Publications Pvt Ltd, D-351, Prem Nagar-2, Suleman Nagar, Kirari, Nagloi, New Delhi PIN-Code 110086, India Through Phone Call us now: +919958037887 or +919557022047

All published Articles are Open Access at

Paper submission: or


Mobile:                  +919557022047 & +919958037887


Journals Maintained and Hosted by

EduPedia Publications (P) Ltd in Association with Other Institutional Partners

Pen2Print and IJR are registered trademark of the Edupedia Publications Pvt Ltd.